Record Details

On the impact of address space assignment on performance in systems-on-chip

DSpace at IIT Bombay

View Archive Info
 
 
Field Value
 
Title On the impact of address space assignment on performance in systems-on-chip
 
Creator HAZARI, G
DESAI, MP
KASTURE, H
 
Description Today, VLSI systems for computationally demanding applications are being built as Systems-on-Chip (SoCs) with a distributed memory sub-system which is shared by a large number of processing elements. The memory sub-system is a potential performance bottle-neck in the system. In this paper, we consider such a distributed memory sub-system and study the impact of address space distribution on System performance. For a given application on such a system, we introduce the notion of address assignment quality. We show that this assignment quality metric is strongly correlated with memory sub-system throughput over large regions of the design space. We show this using open loop performance modeling of the memory sub-system, and justify this using a queueing and a Markov chain analysis. Further we develop a detailed memory sub-system model for a multi-processor simulation system built on the Augmint [14] framework. Using two (highly parallel) applications (matrix multiplication and bubble sort) we show that application throughput and assignment quality are strongly correlated over large regions of the design space. We infer that maximization of the assignment quality metric can be a fundamental goal in designing memory sub-systems and in developing applications in such Systems-on-Chip.
 
Publisher IEEE
 
Date 2011-10-25T04:54:53Z
2011-12-15T09:11:27Z
2011-10-25T04:54:53Z
2011-12-15T09:11:27Z
2007
 
Type Proceedings Paper
 
Identifier 20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS,540-545
978-0-7695-2762-8
1063-9667
http://dx.doi.org/10.1109/VLSID.2007.118
http://dspace.library.iitb.ac.in/xmlui/handle/10054/15608
http://hdl.handle.net/100/2077
 
Source 20th International Conference on VLSI Design held jointly with the 6th International Conference on Embedded Systems,Bangalore, INDIA,JAN 06-10, 2007
 
Language English