Record Details

To influence of process variations on the halo MOSFETs and its implications on the analog circuit performance

DSpace at IIT Bombay

View Archive Info
 
 
Field Value
 
Title To influence of process variations on the halo MOSFETs and its implications on the analog circuit performance
 
Creator NARASIMHULU, K
NARENDRA, SG
RAO, VR
 
Subject asymmetric channel profile
cmos technology
design
 
Description Lateral Asymmetric Channel (LAC) and Double Halo (DH) MOSFETs have been reported to exhibit excellent properties for mixed signal CMOS applications. In this work, the effect of process variations such as gate oxide thickness, implantation parameters, and channel length are systematically investigated on the device and analog circuit performance for all these technologies. The performance parameters of LAC and DH differential amplifiers and current mirror circuits are evaluated, using mixed-mode simulations, as a function of process induced mismatch. Our simulation results on differential amplifiers and current mirrors show that, an identical V, mismatch in CON, DH, and LAC devices results in a lower variation in the circuit parameters for LAC technologies. It is found that, for a specified circuit parameter variation, almost a 25% higher V, mismatch is tolerable with LAC technologies as compared to the CON technologies.
 
Publisher IEEE COMPUTER SOC
 
Date 2011-10-24T17:44:33Z
2011-12-15T09:11:42Z
2011-10-24T17:44:33Z
2011-12-15T09:11:42Z
2004
 
Type Proceedings Paper
 
Identifier 17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA,545-550
0-7695-2072-3
http://dx.doi.org/10.1109/ICVD.2004.1260976
http://dspace.library.iitb.ac.in/xmlui/handle/10054/15485
http://hdl.handle.net/100/2231
 
Source 17th International Conference on VLSI Design,Mumbai, INDIA,JAN 05-09, 2004
 
Language English