Record Details

Highly robust nanoscale planar double-Gate MOSFET Device and SRAM cell immune to Gate-misalignment and process variations

DSpace at IIT Bombay

View Archive Info
 
 
Field Value
 
Title Highly robust nanoscale planar double-Gate MOSFET Device and SRAM cell immune to Gate-misalignment and process variations
 
Creator SACHID, AB
KULKARNI, GS
BAGHINI, MS
SHARMA, DK
RAO, VR
 
Description Gate misalignment and process variations are important challenges in sub-20 nm gate length planar double-gate (DG) MOSFET devices For the first time, we demonstrate a misalignment- and process variations-aware device optimization strategy for a DG-MOSFET Using underlaps and high-kappa offset-spacers, we show that the robustness of the device to gate misalignment and process variations can be improved. A standard 6T-SRAM cell designed using the optimized devices shows better read and hold static noise margins, and lower variations in SNM and leakage power compared to a conventional DG-MOSFET.
 
Publisher IEEE
 
Date 2011-10-25T17:36:39Z
2011-12-15T09:12:03Z
2011-10-25T17:36:39Z
2011-12-15T09:12:03Z
2009
 
Type Proceedings Paper
 
Identifier 2009 2ND INTERNATIONAL WORKSHOP ON ELECTRON DEVICES AND SEMICONDUCTOR TECHNOLOGY,13-16
978-1-4244-3831-0
http://dspace.library.iitb.ac.in/xmlui/handle/10054/15778
http://hdl.handle.net/100/2440
 
Source 2nd International Workshop on Electron Devices and Semiconductor Technology,Bombay, INDIA,JUN 01-02, 2009
 
Language English