Drain current model for undoped symmetric double-gate FETs using a velocity saturation model with exponent n=2
DSpace at IIT Bombay
View Archive InfoField | Value | |
Title |
Drain current model for undoped symmetric double-gate FETs using a velocity saturation model with exponent n=2
|
|
Creator |
HARIHARAN, V
VASI, J RAO, VR |
|
Subject |
dg mosfet
compact model |
|
Publisher |
IEEE
|
|
Date |
2011-10-26T07:56:54Z
2011-12-15T09:12:09Z 2011-10-26T07:56:54Z 2011-12-15T09:12:09Z 2007 |
|
Type |
Proceedings Paper
|
|
Identifier |
2007 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, VOLS 1 AND 2,138-139
978-1-4244-1891-6 http://dspace.library.iitb.ac.in/xmlui/handle/10054/15949 http://hdl.handle.net/100/2499 |
|
Source |
International Semiconductor Device Research Symposium,College Pk, MD,DEC 12-14, 2007
|
|
Language |
English
|
|