Record Details

Soft secondary electron programming for floating gate NOR flash EEPROMs

DSpace at IIT Bombay

View Archive Info
 
 
Field Value
 
Title Soft secondary electron programming for floating gate NOR flash EEPROMs
 
Creator BHARATH KUMAR, P
NAIR, DR
MAHAPATRA, S
 
Subject flash memories
hot carriers
logic gates
 
Description A novel scheme called soft secondary electron programming (SSEP) is introduced and shown to be a promising programming mechanism for scaled NOR flash EEPROMs. SSEP involves use of an "optimum" VB that results in a lower drain disturb compared to both channel hot electron (CHE) and channel initiated secondary electron (CHISEL) mechanisms. The concept behind minimizing drain disturb is discussed. SSEP is shown to give faster programming and lower disturb than CHE at all operating conditions, and better program/disturb margin compared to CHISEL at similar program speed or disturb time.
 
Publisher IEEE
 
Date 2008-12-12T04:45:38Z
2011-11-28T09:14:07Z
2011-12-15T09:58:11Z
2008-12-12T04:45:38Z
2011-11-28T09:14:07Z
2011-12-15T09:58:11Z
2005
 
Type Article
 
Identifier Proceedings of the 12th International Symposium on the Physical and Failure Analysis of Integrated Circuits, Singapore, 27 June-1 July 2005, 146-149
0-7803-9301-5
10.1109/IPFA.2005.1469149
http://hdl.handle.net/10054/304
http://dspace.library.iitb.ac.in/xmlui/handle/10054/304
 
Language en