Record Details

PERFORMANCE OF PIPELINE AND PARALLEL ARCHITECTURES FOR COMMUNICATION PROCESSORS

DSpace at IIT Bombay

View Archive Info
 
 
Field Value
 
Title PERFORMANCE OF PIPELINE AND PARALLEL ARCHITECTURES FOR COMMUNICATION PROCESSORS
 
Creator REDDI, AV
 
Publisher BUTTERWORTH-HEINEMANN LTD
 
Date 2011-07-19T08:37:05Z
2011-12-26T12:51:05Z
2011-12-27T05:37:28Z
2011-07-19T08:37:05Z
2011-12-26T12:51:05Z
2011-12-27T05:37:28Z
1984
 
Type Article
 
Identifier COMPUTER PERFORMANCE, 5(2), 102-107
0143-9642
http://dspace.library.iitb.ac.in/xmlui/handle/10054/5232
http://hdl.handle.net/10054/5232
 
Language en