Record Details

Part II: A Novel Scheme to Optimize the Mixed-Signal Performance and Hot-carrier Reliability of Drain-Extended MOS Devices

DSpace at IIT Bombay

View Archive Info
 
 
Field Value
 
Title Part II: A Novel Scheme to Optimize the Mixed-Signal Performance and Hot-carrier Reliability of Drain-Extended MOS Devices
 
Creator SHRIVASTAVA, M
BAGHINI, MS
GOSSNER, H
RAO, VR
 
Subject channel mosfets
n-channel
degradation
model
injection
generation
breakdown
drain-extended metal-oxide-semiconductor (demos)
hot carrier
input/output (i/o)
mixed signal
reliability
shallow trench isolation (sti)
 
Description The impact of scaling the depth of the shallow trench isolation (STI) region, underneath the gate-to-drain overlap, on the STI drain-extended metal-oxide-semiconductor (DeMOS) mixed-signal performance and hot-carrier behavior is systematically investigated in this work. For the first time, we discuss a dual-STI process for input/output applications. Furthermore, the differences in the hot-carrier behavior of various drain-extended devices are studied under the ON-and OFF-states. We found that the non-STI DeMOS devices are quite prone to failure when compared with the STI DeMOS devices in both the ON-and OFF-states. We introduced a more accurate way of predicting hot-carrier degradation in these types of devices in the ON-state. We show that scaling the depth of the STI underneath the gate is the key for improving both the mixed-signal and hot-carrier reliability performances of these devices.
 
Publisher IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
 
Date 2011-08-01T12:41:29Z
2011-12-26T12:53:23Z
2011-12-27T05:37:48Z
2011-08-01T12:41:29Z
2011-12-26T12:53:23Z
2011-12-27T05:37:48Z
2010
 
Type Article
 
Identifier IEEE TRANSACTIONS ON ELECTRON DEVICES, 57(2), 458-465
0018-9383
http://dx.doi.org/10.1109/TED.2009.2036799
http://dspace.library.iitb.ac.in/xmlui/handle/10054/8436
http://hdl.handle.net/10054/8436
 
Language en