Record Details

A Table-Based Approach to Study the Impact of Process Variations on FinFET Circuit Performance

DSpace at IIT Bombay

View Archive Info
 
 
Field Value
 
Title A Table-Based Approach to Study the Impact of Process Variations on FinFET Circuit Performance
 
Creator THAKKER, RA
SATHE, C
BAGHINI, MS
PATIL, MB
 
Subject temperature
sensitivity
transistor
simulation
finfet
look-up table
look-up table interpolation
process variation study
 
Description This paper presents a novel table-based approach for efficient statistical analysis of Finfield effect transistor circuits. The proposed approach uses a new scheme for interpolation of look-up tables (LUTs) with respect to process parameters. The effect of various process parameters, viz., channel length, fin width, and effective oxide thickness is studied for three circuits: buffer chain, static random access memory cell, and high-gain low-voltage op-amp. Compared to mixed-mode (device-circuit) simulation, the proposed LUT-based approach is shown to be much faster, thus making it practically a feasible and attractive option for variability analysis especially for emerging technologies where compact models are not available for circuit simulation.
 
Publisher IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
 
Date 2011-07-31T19:04:57Z
2011-12-26T12:53:06Z
2011-12-27T05:40:15Z
2011-07-31T19:04:57Z
2011-12-26T12:53:06Z
2011-12-27T05:40:15Z
2010
 
Type Article
 
Identifier IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 29(4), 627-631
0278-0070
http://dx.doi.org/10.1109/TCAD.2010.2042899
http://dspace.library.iitb.ac.in/xmlui/handle/10054/8206
http://hdl.handle.net/10054/8206
 
Language en