Record Details

Extraction of the top and sidewall mobility in FinFETs and the impact of fin-patterning processes and gate dielectrics on-mobility

DSpace at IIT Bombay

View Archive Info
 
 
Field Value
 
Title Extraction of the top and sidewall mobility in FinFETs and the impact of fin-patterning processes and gate dielectrics on-mobility
 
Creator IYENGAR, VV
KOTTANTHARAYI, A
TRANJAN, FM
JURCZAK, M
DE MEYER, K
 
Subject cmos
circuit model
finfet
high-kappa
hybrid orientation
mobility extraction
silicon-on-insulator (soi)
 
Description In this paper, we propose a simple methodology for the extraction of the top and sidewall mobility in FinFET like triple-gate device architectures. The underlying assumptions are outlined and verified by simulations and experiments. Using this model, the top and sidewall mobility on both n- and p-channel FinFETs, fabricated with various fin-patterning processes and gate dielectrics, was extracted. It is shown that the choice of the hard mask and corner-rounding processes and the gate dielectric impacts the top and sidewall mobility differently. The proposed methodology provides a powerful tool for technologists to optimize the gate stack and fin-patterning processes. It also provides a simple model to capture the anisotropy of mobility in device and circuit simulators.
 
Publisher IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
 
Date 2011-08-01T03:16:43Z
2011-12-26T12:53:14Z
2011-12-27T05:40:29Z
2011-08-01T03:16:43Z
2011-12-26T12:53:14Z
2011-12-27T05:40:29Z
2007
 
Type Article
 
Identifier IEEE TRANSACTIONS ON ELECTRON DEVICES, 54(5), 1177-1184
0018-9383
http://dx.doi.org/10.1109/TED.2007.894937
http://dspace.library.iitb.ac.in/xmlui/handle/10054/8325
http://hdl.handle.net/10054/8325
 
Language en