Record Details

Silicon Tunneling Field-Effect Transistors With Tunneling in Line With the Gate Field

DSpace at IIT Bombay

View Archive Info
 
 
Field Value
 
Title Silicon Tunneling Field-Effect Transistors With Tunneling in Line With the Gate Field
 
Creator FISCHER, IA
BAKIBILLAH, ASM
GOLVE, M
HAHNEL, D
ISEMANN, H
KOTTANTHARAYIL, A
OEHME, M
SCHULZE, J
 
Subject Semiconductor devices
transistors
tunneling
tunneling field-effect transistor (TFET)
PERFORMANCE
FET
 
Description We present experimental results on the fabrication and characterization of vertical Si tunneling field-effect transistors (TFETs) in a device geometry with tunneling in line with the gate field. Compared to vertical Si TFETs without this geometry modification, on-currents are increased by more than one order of magnitude with I-ON = 1.1 mu A/mu m at V-DS = 0.5 V and an I-ON/I-OFF ratio of 3.4.10(4) in n-channel operation. We present further suggestions for device improvements.
 
Publisher IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
 
Date 2014-10-16T14:01:47Z
2014-10-16T14:01:47Z
2013
 
Type Article
 
Identifier IEEE ELECTRON DEVICE LETTERS, 34(2)154-156
http://dx.doi.org/10.1109/LED.2012.2228250
http://dspace.library.iitb.ac.in/jspui/handle/100/15732
 
Language en