Record Details

Experimental validation of waveform relaxation technique for power system controller testing

DSpace at IIT Bombay

View Archive Info
 
 
Field Value
 
Title Experimental validation of waveform relaxation technique for power system controller testing
 
Creator PANDA, SP
SALUNKHE, KA
KULKARNI, AM
 
Subject Power system controllers
controller testing
hardware in loop simulation
waveform relaxation method
 
Description A Waveform Relaxation (WR) based iterative real-time playback scheme for controller testing was recently proposed in the literature along with proof-of-concept simulations. This scheme can be a low-cost alternative to Hardware-in-Loop simulation, as it does not require a real-time simulator. To demonstrate practical feasibility of the WR scheme, this paper presents results of experiments with real-time implementation of controllers, iteratively interacting with simulated models of power apparatus via storage and real-time play-back. Two systems are considered: a HVDC controller tested with a detailed model of the converters, and a TCSC based damping controller tested with a low frequency model of a power system. The results are validated with those obtained using simulated models of the controllers. We also present results of an experiment in which the tested HVDC controller is used to control the scaled real-life HVDC apparatus, for which a simulated model was used during controller testing. Convergence and a good match between simulated and real-time implementation are obtained for the HVDC system. The experiments on the TCSC damping controller drawn our attention to a potential convergence problem which may arise due to iteration-dependent round-off noise.
 
Publisher INDIAN ACAD SCIENCES
 
Date 2016-01-14T12:35:51Z
2016-01-14T12:35:51Z
2015
 
Type Article
 
Identifier SADHANA-ACADEMY PROCEEDINGS IN ENGINEERING SCIENCES, 40(1)89-106
0256-2499
0973-7677
http://dx.doi.org/10.1007/s12046-014-0297-7
http://dspace.library.iitb.ac.in/jspui/handle/100/17512
 
Language en