Record Details

Multiplier-less pipeline architecture for lifting-based two-dimensional discrete wavelet transform

DSpace at IIT Bombay

View Archive Info
 
 
Field Value
 
Title Multiplier-less pipeline architecture for lifting-based two-dimensional discrete wavelet transform
 
Creator DARJI, A
ARUN, R
MERCHANT, SN
CHANDORKAR, A
 
Subject LINE-BASED ARCHITECTURE
VLSI ARCHITECTURE
EFFICIENT ARCHITECTURE
HIGH-PERFORMANCE
JPEG2000 CODEC
LOW-COMPLEXITY
LOW MEMORY
2-D DWT
IMPLEMENTATION
DESIGN
discrete wavelet transforms
image resolution
hardware description languages
application specific integrated circuits
pipeline processing
multiplier-less pipeline architecture
lifting-based two-dimensional discrete wavelet transform
dual Z-scanning technique
image resolution
shift-and-add logic
register transfer logic
VHDL
Xilinx ISE 10
1
Xilinx Virtex-IV series fleld programmable gate array
full high-deflnition video
CMOS standard cell library
application speciflc integrated circuit
ASIC synthesis
frequency 353
107 MHz
 
Description In this study, the authors present a multiplier-less, high-speed and low-power pipeline architecture with novel dual Z-scanning technique for lifting-based two-dimensional (2D) discrete wavelet transform (DWT). The proposed architecture is composed of pipeline one-dimensional row, column processors and five transposing registers. Moreover, it uses 4N temporal line buffers to process 2D DWT of image with N x N resolution. Multipliers are designed with shift-and-add logic to reduce the critical path to one adder. Dual Z-scanning method is employed to reduce the transposition buffers and latency. The proposed architecture is superior to the existed architectures in speed, power and hardware utilisation for similar throughput specification. Register transfer logic (RTL) of the proposed design is described using VHDL and synthesised using Xilinx ISE 10.1. The proposed architecture operates at a frequency of 353.107 MHz, when synthesised for Xilinx Virtex-IV series field programmable gate array. Frame processing rate of 340 frames/second for full high-definition video can be achieved at this frequency of operation. RTL of the proposed design is synthesised using UMC 180 nm technology complementary metal-oxide semiconductor (CMOS) standard cell library for application specific integrated circuit (ASIC) implementation. ASIC synthesis of 2D DWT core uses 20 358 logic gates and consumes only 20.83 mW power at 100 MHz frequency.
 
Publisher INST ENGINEERING TECHNOLOGY-IET
 
Date 2016-01-15T07:32:55Z
2016-01-15T07:32:55Z
2015
 
Type Article
 
Identifier IET COMPUTERS AND DIGITAL TECHNIQUES, 9(2)113-123
1751-8601
1751-861X
http://dx.doi.org/10.1049/iet-cdt.2013.0167
http://dspace.library.iitb.ac.in/jspui/handle/100/18059
 
Language en