Record Details

Sub-Threshold Slope Modeling & Gate Alignment Issues In Tunnel Field Effect Transistor

Electronic Theses of Indian Institute of Science

View Archive Info
 
 
Field Value
 
Title Sub-Threshold Slope Modeling & Gate Alignment Issues In Tunnel Field Effect Transistor
 
Creator Ramesha, A
 
Subject Tunnel-FET
Tunnel Field Effect Transistor (TFET)
Band-to-Band Tunneling
Double Gate Tunnel Field Effect Transistor
Tunnel Field Effect Transistors - Modeling
Tunnel Field Effect Transistors - Gate Alignment
n-channel Double Gate TFET (nDGTFET)
Electronic Engineering
 
Description The Tunnel Field Effect Transistor (TFET) with sub-60mV/decade Sub-threshold slope and extremely high ION/IOFF ratio has attracted enough attention for low standby power (LSTP) applications where the battery life is very important. So far research in this area has been limited to numerical simulation and experimental analysis. It is however extremely necessary to develop compact models for TFET in order to use them in nano-scale integrated circuit design and simulation. In this work, for the first time, we develop analytical Sub-threshold slope model for n-channel double gate TFET (nDGTFET). Unlike conventional FETs, current in TFET is mainly controlled by the band-to-band tunneling mechanism at source/channel interface. As the total drain current is proportional to band-to-band generation rate, the main challenge in the present work is to find an explicit relationship between average electric field over the tunneling path and the applied gate voltage under nonlocal tunneling condition. Two dimensional Poisson’s equation (with Laplace approximation)is first solved in a rectangular coordinate system in order to obtain analytical expression for electron energy distribution over the channel region.Kane’s Model[J. Phy. Chem.Solids 12(181)1959]for band-to-band tunneling along with some analytical approximation techniques are then used to derive the expression for the Sub-threshold slope under nonlocal tunneling conditions. This Sub-threshold slope model is verified against professional numerical device simulator (MEDICI) for different device geometries.
Being an asymmetric device, TFET fabrication suffers from source misalignment with gate. As the doping in source and drain-gate are different, conventional-FET-like self-aligned gate stack formation is not possible for TFET. Such misalignment, at source side, seriously degrades the performance of TFETs. To overcome this problem, in this work we explore the possibility of using “gate replacement” technique for TFET fabrication. We first develop process flow for single gate bulk nTFET, and then we extend it to n-channel double gate TFET (nDGTFET) using modified FinFET process. Good alignments between source and gate are observed with TCAD-simulations in both the cases.
 
Contributor Mahapatra, Santanu
 
Date 2010-07-26T09:36:21Z
2010-07-26T09:36:21Z
2010-07-26
2008-08
 
Type Thesis
 
Identifier http://hdl.handle.net/2005/792
 
Language en_US
 
Relation G22439