Record Details

Design and VLSI architecture of non-polynomial based low probability of error (P<sub>b</sub>) Viterbi decoder

NOPR - NISCAIR Online Periodicals Repository

View Archive Info
 
 
Field Value
 
Title Design and VLSI architecture of non-polynomial based low probability of error (Pb) Viterbi decoder
 
Creator Arun, C
Rajamani, V
 
Subject Add compare select (ACS)
Branch metric unit (BMU)
Free distance
Low bit error rate
Non-polynomial approach
Trace back unit (TBU)
Viterbi algorithm
 
Description 97-106
This paper presents implementation of a new non-polynomial approach to design a high throughput with reduced bit error
probability Viterbi decoder. Increase in dfree has been achieved by proposed non-polynomial convolutional coding method. A
decoder system (code rate k/n=1/6, constrain length K=4) has been implemented on Xilinx VERTEX-E. Performance of
Viterbi decoder with proposed method has been improved from 27% to 75%. High speed (60.299 Mbps) and low bit error rate
(BER) are achieved for Viterbi decoder. Proposed Viterbi decoder provides satisfactory probability of error (Ph) performance
and high operating speed under conditions including AWGN, co-channel interference and adjacent channel interference
environments.
 
Date 2009-01-30T04:23:03Z
2009-01-30T04:23:03Z
2009-02
 
Type Article
 
Identifier 0019-5189
http://hdl.handle.net/123456789/2921
 
Language en_US
 
Publisher CSIR
 
Source JSIR Vol.68(1) [February 2009]