Record Details

<strong>Reversible circuits with testability using quantum controlled NOT and swap gates</strong>

Online Publishing @ NISCAIR

View Archive Info
 
 
Field Value
 
Authentication Code dc
 
Title Statement <strong>Reversible circuits with testability using quantum controlled NOT and swap gates</strong>
 
Added Entry - Uncontrolled Name Gaur, Hari Mohan ; Department of ECE, NIT Kurukshetra, Haryana, India
Singh, Ashutosh Kumar; Department of Computer Applications, NIT Kurukshetra, Haryan, India
Gaur, Umesh ; Department of ECE, NIT Kurukshetra, Haryana, India
 
Uncontrolled Index Term Digital Logic Design using Quantum Gates
Reversible Logic; Digital Design; Quantum controlled gates: Fault Testing; Bit faults.
 
Summary, etc. A new method of designing reversible circuits with inbuilt testability is presented by exploiting the properties of quantum controlled NOT and Swap gates. The design process is based on the methodology of placement of gates in such a manner that it produces parity preserving circuits. The testability of these circuits can be achieved by comparing the input and output parity under single bit fault detection. Experiments are conducted on a set of benchmark circuits which show an average reduction up to 51% in operating costs, when compared to existing work.
 
Publication, Distribution, Etc. Indian Journal of Pure & Applied Physics (IJPAP)
2018-07-20 13:39:59
 
Electronic Location and Access application/pdf
http://op.niscair.res.in/index.php/IJPAP/article/view/18761
 
Data Source Entry Indian Journal of Pure & Applied Physics (IJPAP); ##issue.vol## 56, ##issue.no## 7 (2018): Indian Journal of Pure & Applied Physics
 
Language Note en
 
Terms Governing Use and Reproduction Note Except where otherwise noted, the Articles on this site are licensed under Creative Commons License: CC Attribution-Noncommercial-No Derivative Works 2.5 India © 2015. The Council of Scientific &amp; Industrial Research, New Delhi.