Record Details

Automatic Generation Of Compiled Cycle Level Microarchitecture Simulators For Superspeculative Processors

Electronic Theses of Indian Institute of Science

View Archive Info
 
 
Field Value
 
Title Automatic Generation Of Compiled Cycle Level Microarchitecture Simulators For Superspeculative Processors
 
Creator Chandran, Priya
 
Subject Microprocessors - Simulation
Compilers
Microarchitecture Simulators
August System
Processor Simulators
Automatic Simulator Generator
Computer Science
 
Contributor Jacob, Matthew
 
Date 2011-07-25T05:17:01Z
2011-07-25T05:17:01Z
2011-07-25
2004-06
 
Type Thesis
 
Identifier http://etd.iisc.ernet.in/handle/2005/1308
http://etd.ncsi.iisc.ernet.in/abstracts/1697/G18791-Abs.pdf
 
Language en_US
 
Relation G18791