Record Details

<strong>Adaptation of counters redundant bits with the provision of dual supply and modified clock gating to favour of low power in VLS</strong>

Online Publishing @ NISCAIR

View Archive Info
 
 
Field Value
 
Authentication Code dc
 
Title Statement <strong>Adaptation of counters redundant bits with the provision of dual supply and modified clock gating to favour of low power in VLS</strong>
 
Added Entry - Uncontrolled Name S, Mohamed Sulaiman ; Department of Electronics and Communication Engineering, Vel Tech, Chennai, Tamil Nadu, India.
B, Jaison ; Department of Computer Science and Engineering, RMK Engineering College, Chennai, Tamil Nadu, India
M, Anto Bennet ; Department of Electronics and Communication Engineering, Vel Tech, Chennai, Tamil Nadu, India.
D, Vaithiyanathan ; Assistant Professor, Department of Electronics and Communication Engineering National Institute of Technology Delhi, Delhi - 110040
 
Uncontrolled Index Term Electrical/Electronics Engineering; Computer Science and Engineering
Control Combinational Logic; Voltage Selector; Modified Clock Gating; Low Power; Counter
 
Summary, etc. The utilization of usual supply voltage and clock for repetitive state transistors in digital circuits is a fundamental driver for high power utilization. Most significant bit states of the counter stay longer than the least significant bit states and it has some repetitive states. To limit the supply voltage and stop the clock for MSB Flip Flop (FF) transistor, our method uses Control Combinational Logic, Voltage selector and Modified Integrated Clock Gating blocks. The LSB transistor always have a supply voltage of 1.2V and succession of the clock, while MSB transistor gets just 480mV and the clock will be stopped by the this technique. Bring down the supply voltage and quit the clock for redundant states either 0 or 1 in MSB. Meantime supply 1.2V and clock for state changes over from one state to next state. The experimental simulation was done in 45nm CMOS technology using Cadence virtuoso indicates that this asynchronous counter achieves a power savings of 23.57% and the same modified technique when applied to the counters with transmission-gate FF, hybrid-latch FF and sense amplifier FF will have more than 40% power savings and the technique applied in some benchmark circuits will have more than 22% power savings than existing techniques.
 
Publication, Distribution, Etc. Indian Journal of Pure & Applied Physics (IJPAP)
2020-10-20 09:58:39
 
Electronic Location and Access application/pdf
http://op.niscair.res.in/index.php/IJPAP/article/view/32820
 
Data Source Entry Indian Journal of Pure & Applied Physics (IJPAP); ##issue.vol## 58, ##issue.no## 10 (2020): Indian Journal of Pure & Applied Physics
 
Language Note en
 
Nonspecific Relationship Entry http://op.niscair.res.in/index.php/IJPAP/article/download/32820/465501618
 
Terms Governing Use and Reproduction Note Except where otherwise noted, the Articles on this site are licensed under Creative Commons License: CC Attribution-Noncommercial-No Derivative Works 2.5 India © 2015. The Council of Scientific &amp; Industrial Research, New Delhi.