Record Details

<strong>An optimized MAC based architecture for adaptive digital filter</strong>

Online Publishing @ NISCAIR

View Archive Info
 
 
Field Value
 
Authentication Code dc
 
Title Statement <strong>An optimized MAC based architecture for adaptive digital filter</strong>
 
Added Entry - Uncontrolled Name James, Britto Pari; Vel Tech Rangarajan Dr Sagunthala R&D Institute of Science and Technology, Chennai 600 062, Tamil Nadu, India
Dhandapani, Vaithiyanathan ; National Institute of Technology Delhi, Delhi 110 040, India
Mariammal, Karuthapandian ; Madras Institute of Technology, Anna University, Chennai 600 044, Tamil Nadu, India
 
Uncontrolled Index Term Memory optimisation, Adaptive filter, LMS, FIR, MAC, FPGA
 
Summary, etc. <p>Filter design in signal processing field plays a vital role in achieving low power dissipation, which is essential for portable gadgets. This paper proposes an effective flexible FIR filter structure, which is adaptive and utilizes multiply–accumulate<strong> (</strong>MAC) core. Most common algorithm for filter coefficient optimization includes least mean square (LMS) and recursive least square (RLS). Though the performance of the recursive least square (RLS) algorithm is superior as compared to the least mean square (LMS); because of higher arithmetic complexity in design, it has not been preferred for real time applications. The fundamental filter has used a LMS based tapped delay line filter, which is practically a feasible choice for adaptive filtering algorithm in order to attain lesser computation. In the proposed work, the adjustable coefficient filters using an optimized LMS approach has been implemented for the utilization of determining the unexplored system. The filter tap considered here is a 32-tap and its analysis and synthesis has been carried out using hardware description language (HDL) programming and synthesized in field programmable gate array (FPGA) devices. The placement and post routing design has offered good performance in terms of utilized resources. The implemented filter architecture requires 80% reduction in resources and has enhanced the clock frequency by about five times when examined with the reported architecture.</p>
 
Publication, Distribution, Etc. Indian Journal of Engineering and Materials Sciences (IJEMS)
2021-01-15 10:26:31
 
Electronic Location and Access application/pdf
http://op.niscair.res.in/index.php/IJEMS/article/view/44876
 
Data Source Entry Indian Journal of Engineering and Materials Sciences (IJEMS); ##issue.vol## 27, ##issue.no## 4 (2020): IJEMS- AUGUST 2020
 
Language Note en
 
Terms Governing Use and Reproduction Note Except where otherwise noted, the Articles on this site are licensed under Creative Commons License: CC Attribution-Noncommercial-No Derivative Works 2.5 India © 2015. The Council of Scientific &amp; Industrial Research, New Delhi.