Record Details

Design and analysis of SOI and SELBOX junctionless FinFET at sub-15 nm technology node

Online Publishing @ NISCAIR

View Archive Info
 
 
Field Value
 
Authentication Code dc
 
Title Statement Design and analysis of SOI and SELBOX junctionless FinFET at sub-15 nm technology node
 
Added Entry - Uncontrolled Name Singh, Satya Prakash; Department of Electronics & Communication Engineering, Faculty of Engineering & Technology, Jamia Millia Islamia, New Delhi, 110025, India Department of Electronics & Communication Engineering, KIET Group of Institutions, Delhi-NCR, Ghaziabad, 201206, India
Akram, Md Waseem; bDepartment of Electronics & Communication Engineering, KIET Group of Institutions, Delhi-NCR, Ghaziabad, Uttar Pradesh, 201 206, India
 
Uncontrolled Index Term Electronics Engineering
Junctionless transistor, Silicon on insulator (SOI) FinFET, Selective buried oxide (SELBOX) FinFET
 
Summary, etc. <p>The structural and operational characteristics of a silicon on insulator (SOI) junctionless (JL) FinFET have been compared with the selective buried oxide (SELBOX) JL FinFET for 15 nm gate length and beyond using simulation studies. Simulations have been performed using silvaco TCAD (Atlas 3-D Module). SELBOX JL FinFET device has shown ~10 times improvement in I<sub>ON</sub>/I<sub>OFF </sub>ratio with respect to the SOI JL FinFET. The SELBOX based device has subthreshold slope (SS) value of 69.08 mV/Dec whereas this is 84.1 mV/Dec for SOI based device. SELBOX JL FinFET has DIBL value of 31.57 mV/V whereas this is 119 mV/V for SOI JL FinFET. The comparison results, discussed, are for the channel length (gate length) of 15 nm. Furthermore, short-channel characteristics for the n-channel and p-channel SELBOX JL FinFET have been discussed. For channel length of 5 nm (which is a future technology node for mass production of semiconductor devices and systems), SELBOX device has shown favourable value of I<sub>ON</sub>/I<sub>OFF</sub> ratio as 10<sup>6</sup> and SS as 96.86 mV/Dec. SELBOX JL FinFET has shown more immunity towards self-heating effect compared to the SOI JL FinFET. Performance of the SELBOX JL FinFET can be enhanced further independently by tuning various parameters such as the buried oxide thickness, the gap between buried oxide layers, substrate doping, and substrate bias.</p>
 
Publication, Distribution, Etc. Indian Journal of Engineering and Materials Sciences (IJEMS)
2021-02-23 14:12:30
 
Electronic Location and Access application/pdf
http://op.niscair.res.in/index.php/IJEMS/article/view/30398
 
Data Source Entry Indian Journal of Engineering and Materials Sciences (IJEMS); ##issue.vol## 27, ##issue.no## 5 (2020): IJEMS- OCTOBER 2020
 
Language Note en
 
Nonspecific Relationship Entry http://op.niscair.res.in/index.php/IJEMS/article/download/30398/465493434
 
Terms Governing Use and Reproduction Note Except where otherwise noted, the Articles on this site are licensed under Creative Commons License: CC Attribution-Noncommercial-No Derivative Works 2.5 India © 2015. The Council of Scientific &amp; Industrial Research, New Delhi.