Record Details

<span style="font-size: 14pt; color: #000000; font-style: normal; font-variant: normal;"><strong><span style="font-family: &quot;times new roman&quot;, times; font-size: medium;">Enhanced TACIT Encryption and Decryption Algorithm for Secured Data Routing in <span style="color: #000000; font-style: normal; font-variant: normal;">3-D Network-on-Chip based Interconnection of SoC for IoT Application</span></span></strong><br style="font-style: normal; font-variant: normal; font-weight: normal; letter-spacing: normal; line-height: normal; orphans: 2; text-align: -webkit-auto; text-indent: 0px; text-transform: none; white-space: normal; widows: 2; word-spacing: 0px;" /></span>

Online Publishing @ NISCAIR

View Archive Info
 
 
Field Value
 
Authentication Code dc
 
Title Statement <span style="font-size: 14pt; color: #000000; font-style: normal; font-variant: normal;"><strong><span style="font-family: &quot;times new roman&quot;, times; font-size: medium;">Enhanced TACIT Encryption and Decryption Algorithm for Secured Data Routing in <span style="color: #000000; font-style: normal; font-variant: normal;">3-D Network-on-Chip based Interconnection of SoC for IoT Application</span></span></strong><br style="font-style: normal; font-variant: normal; font-weight: normal; letter-spacing: normal; line-height: normal; orphans: 2; text-align: -webkit-auto; text-indent: 0px; text-transform: none; white-space: normal; widows: 2; word-spacing: 0px;" /></span>
 
Added Entry - Uncontrolled Name Jayshree; Department of Electronics & Communication Engineering, National Institute of Technology, Nagaland, Dimapur 797 103, India
Seetharaman, Gopalakrishnan ; Department of Electronics & Communication Engineering, Indian Institute of Information Technology, Tiruchirappalli, Tamil Nadu 620 015, India
Pati, Debadatta ; Department of Electronics & Communication Engineering, National Institute of Technology, Nagaland, Dimapur 797 103, India
 
Uncontrolled Index Term Advanced Encryption Standard (AES), Application Specific Network on Chip (ASNoC), Cryptography, Internet-of-Thing (IoT), Security
 
Summary, etc. <span style="font-size: small; color: #000000; font-style: normal; font-variant: normal; font-family: times new roman, times;"><span style="color: #000000; font-style: normal; font-variant: normal;"><span style="color: #000000; font-style: normal; font-variant: normal;"><span style="color: #000000; font-style: normal; font-variant: normal;"><span style="color: #000000; font-style: normal; font-variant: normal;"><span style="color: #000000; font-style: normal; font-variant: normal;"><span style="color: #000000; font-style: normal; font-variant: normal;"><span style="color: #000000; font-style: normal; font-variant: normal;"><span style="color: #000000; font-style: normal; font-variant: normal;"><span style="color: #000000; font-style: normal; font-variant: normal;"><span style="color: #000000; font-style: normal; font-variant: normal;"><span style="color: #000000; font-style: normal; font-variant: normal;"><span style="color: #000000; font-style: normal; font-variant: normal;">This paper presents an enhanced TACIT (E-TACIT) encryption and decryption routing technique. It protects from illegal extraction of secret data in three-dimensional (3−D) routers of Network-on-Chip (NoC) by generating HASH function-based key. The E-TACIT technique solves keys and blocks size limitation of existing anticipated methods, as it has been designed for ‘n’ bit key and ‘n’ block size. Therefore, it secures data while routing process in 3−D NoC based interconnected System-on-chips (SoCs) for Internet-of-Thing (IoT) application. The NoC based interconnection provides high scalability and requires low energy consumption for data processing than conventional bus-based SoCs. The E-TACIT has been examined for Moving Picture Experts Group (MPEG-4). The technique synthesized using Vivado 2016.2 and implemented on ZYNQ XC7Z020-CLG484 FPGA for 1024 bits and verified using a network simulator. Here, we have also incorporated pipelining, re-trimming, and clock gating techniques in the design and used Dual-Port RAM during verification, which helps in achieving low latency and high throughput and occupy less silicon in comparison to Data Encryption Standard (DES) and Advanced Encryption Standard (AES) techniques.</span></span></span></span></span></span></span></span></span></span></span></span></span>
 
Publication, Distribution, Etc. Journal of Scientific and Industrial Research (JSIR)
2021-09-08 17:25:39
 
Electronic Location and Access application/pdf
http://op.niscair.res.in/index.php/JSIR/article/view/38356
 
Data Source Entry Journal of Scientific and Industrial Research (JSIR); ##issue.vol## 80, ##issue.no## 6 (2021): Journal of Scientific and Industrial Research
 
Language Note en