ICAR Research Data Repository for Knowledge Management
DSpace at IIT Bombay
View Archive InfoMetadata
| Field | Value |
| Title | Single-event-induced barrier lowering in deep-submicron MOS devices and circuits |
| Names |
JAIN, PALKESH
VASI, J LAL, RAKESH |
| Date Issued | 2004 (iso8601) |
| Abstract | In this paper, we report a novel reliability issue, coined single-event-induced barrier lowering (SEBL), which deals with barrier lowering along the channel and the source-substrate junction during a single event high energy particle strike on MOS devices. We have comprehensively studied SEBL for different channel lengths and our results suggest that it can cause significant charge enhancement, and therefore can bring down the critical energy to low values. Thus SEBL can be a strong deterrent to further reduction of the stored charge on a node and can have serious scaling implications. |
| Genre | Article |
| Topic | Computer Simulation |
| Identifier | Proceedings of the 11th International Symposium on the Physical and Failure Analysis of Integrated Circuits, Taiwan, China, 5-8 July 2004, 287-290 |