Record Details

DSpace at IIT Bombay

View Archive Info
 

Metadata

 
Field Value
 
Title On buffering schemes for long multi-layer nets
 
Names PRASAD, V
DESAI, MP
Date Issued 2004 (iso8601)
Abstract We consider the problem of minimizing the delay in signal transmission over point-to-point connections across multiple metal layers in a VLSI circuit. We present an exact solution for the two layer case. This exact solution, however, is irregular and dependent on the length of the net. We look for approximate solutions which are not only regular but are independent of the length of the net. We show that two of these approximate solutions yield delays that are within a constant of the optimal solution. We have seen that our results hold true even for the three-layer case. We conjecture that our models can be inductively extended for multi-layer nets as well.
Genre Article
Topic Vlsi
Identifier Proceedings of the 17th International Conference on VLSI Design, Mumbai, India, 5-9 January 2004, 455-460