Record Details

DSpace at IIT Bombay

View Archive Info
 

Metadata

 
Field Value
 
Title FPGA implementation of a single-precision floating-point multiply-accumulator with single-cycle accumulation
 
Names PAIDIMARRI, A
CEVRERO, A
BRISK, P
IENNE, P
Date Issued 2009 (iso8601)
Abstract This paper describes an FPGA implementation of a single-precision floating-point multiply-accumulator (FPMAC) that supports single-cycle accumulation while maintaining high clock frequencies. A non-traditional internal representation reduces the cost of mantissa alignment within the accumulator. The FPMAC is evaluated on an Altera Stratix III FPGA.
Genre Proceedings Paper
Identifier PROCEEDINGS OF THE 2009 17TH IEEE SYMPOSIUM ON FIELD PROGRAMMABLE CUSTOM COMPUTING MACHINES,267-270