Record Details


Field	Value

Title	Electrically induced junction MOSFET for high performance sub-50nm CMOS technology

Names	DIXIT, A DUSANE, RO RAO, VR
Date Issued	2002 (iso8601)
Abstract	Degrading of short-channel effects (SCE) e.g. Drain-Induced-Barrier-Lowering (DIBL), charge-sharing etc., as CMOS devices are scaled into the sub-50nm regime, is a major roadblock for ULSI technologies. This problem can be circumvented to some extent by a proper scaling of MOSFET vertical dimensions (junction depths, oxide thickness etc.). In this work we propose a novel implementation of an electrically induced junction (EJ) MOSFET. An EJ-MOSFET is different from conventional CMOS device in that the gate voltage electrically induces the shallow source-drain extensions (SDEs). In such a device the SDEs are underneath the gate and contain low-doped regions of opposite conductivity as that of deep source-drain (S/D). In order to turn ON the device, a voltage is applied at the gate of EJ-MOSFET device, such that these low doped regions below poly-Si gate get inverted and serve as SDEs. Consequently, the effective channel length in this condition is the distance between these low-doped regions. On the contrary, at any gate voltage less than that required for inverting these regions, no SDEs are induced, and the effective channel length is equal to the physical separation between the deep S/D junctions.
Genre	Proceedings Paper
Topic	Channel
Identifier	SILICON MATERIALS-PROCESSING, CHARACTERIZATION AND RELIABILITY,716,305-310

ICAR Research Data Repository for Knowledge Management