Record Details

<p><strong>Design and Analysis of High-Performance and Low-Power Quaternary Latch,Quaternary D Flip-Flop and XY Flip-Flop</strong></p>

Online Publishing @ NISCAIR

View Archive Info
 
 
Field Value
 
Authentication Code dc
 
Title Statement <p><strong>Design and Analysis of High-Performance and Low-Power Quaternary Latch,Quaternary D Flip-Flop and XY Flip-Flop</strong></p>
 
Added Entry - Uncontrolled Name Shadwani, Mayank ; Netaji Subhas University of Technology
Bansal, Urvashi ; Netaji Subhas University of Technology
 
Uncontrolled Index Term Binary logic; Multi-valued logic; CMOS; Quaternary logic; Sequential circuits; Shift register
 
Summary, etc. <p>Multiple-valued logic (MVL) circuits propose a number of possible improvements to current VLSI circuit designs. Forexample, serious difficulties with limitations on the number of connections between an integrated circuit and the outside world(pinout concern) and also the number of links within the circuit encountered in some VLSI circuit synthesis could be greatlyreduced if signals in the circuit could assume four or more states instead of only two. This research work shows a quaternarylogic-based latch, a level-sensitive flop, and an edge-sensitive flop. In most of the cases it is seen that a sequential digital circuitproduces two outputs which are complementary to each other. But in most of the designs, there is no need of having both theoutputs of the flip-flops, so one of the quaternary outputs can be removed from the circuit, resulting in a decrease in area andstatic power. In quaternary circuits, several power sources or a single power supply source are employed. Those that haveseveral sources of supply use less energy. In multiple-valued logic we need the design to have multiple logic levels, like inquaternary logic, GND is used for logic ‘0’, 1/3Vdd is used for logic ‘1’, 2/3Vdd is for logic ‘2’, and Vdd is for logic ‘3’. Themulti-Vdd design method is incompatible with the purpose of reducing the inter-chip and intra-chip connections. In order toresolve this, a capacitive divider network is used while designing. The QFF is demonstrated with the necessary simulationresults using LTSpice tool and the simulations are performed using 32nm technology file. Finally, a quaternary shift register isbuilt to demonstrate the applicability and appropriate operation of the proposed QFF in larger sequential circuits.</p>
 
Publication, Distribution, Etc. Indian Journal of Pure & Applied Physics (IJPAP)
2022-12-12 16:02:46
 
Electronic Location and Access application/pdf
http://op.niscair.res.in/index.php/IJPAP/article/view/62642
 
Data Source Entry Indian Journal of Pure & Applied Physics (IJPAP); ##issue.vol## 60, ##issue.no## 12 (2022): Indian Journal of Pure & Applied Physics
 
Language Note en
 
Nonspecific Relationship Entry http://op.niscair.res.in/index.php/IJPAP/article/download/62642/465606412
http://op.niscair.res.in/index.php/IJPAP/article/download/62642/465606414
http://op.niscair.res.in/index.php/IJPAP/article/download/62642/465606415
http://op.niscair.res.in/index.php/IJPAP/article/download/62642/465606416
http://op.niscair.res.in/index.php/IJPAP/article/download/62642/465606417
http://op.niscair.res.in/index.php/IJPAP/article/download/62642/465606418
http://op.niscair.res.in/index.php/IJPAP/article/download/62642/465606419
http://op.niscair.res.in/index.php/IJPAP/article/download/62642/465606420
http://op.niscair.res.in/index.php/IJPAP/article/download/62642/465606421
http://op.niscair.res.in/index.php/IJPAP/article/download/62642/465606422
http://op.niscair.res.in/index.php/IJPAP/article/download/62642/465606423
http://op.niscair.res.in/index.php/IJPAP/article/download/62642/465606424
http://op.niscair.res.in/index.php/IJPAP/article/download/62642/465606425
http://op.niscair.res.in/index.php/IJPAP/article/download/62642/465606426
http://op.niscair.res.in/index.php/IJPAP/article/download/62642/465606427
http://op.niscair.res.in/index.php/IJPAP/article/download/62642/465606428
http://op.niscair.res.in/index.php/IJPAP/article/download/62642/465606430
http://op.niscair.res.in/index.php/IJPAP/article/download/62642/465606431
http://op.niscair.res.in/index.php/IJPAP/article/download/62642/465606433
http://op.niscair.res.in/index.php/IJPAP/article/download/62642/465606434
http://op.niscair.res.in/index.php/IJPAP/article/download/62642/465606437
http://op.niscair.res.in/index.php/IJPAP/article/download/62642/465606438
http://op.niscair.res.in/index.php/IJPAP/article/download/62642/465606444
 
Terms Governing Use and Reproduction Note Except where otherwise noted, the Articles on this site are licensed under Creative Commons License: CC Attribution-Noncommercial-No Derivative Works 2.5 India © 2015. The Council of Scientific &amp; Industrial Research, New Delhi.