Record Details

<strong>Robust Logic Circuits Design Using SOI Shorted-Gate FinFETs</strong>

Online Publishing @ NISCAIR

View Archive Info
 
 
Field Value
 
Authentication Code dc
 
Title Statement <strong>Robust Logic Circuits Design Using SOI Shorted-Gate FinFETs</strong>
 
Added Entry - Uncontrolled Name Haq, Shams Ul; SMVDU
Sharma, Vijay Kumar; SMVDU
 
Uncontrolled Index Term Interdisciplinary Physics and Related Areas of Science and Technology
Nanoelectronics; SG FinFET; GLBB, LCNT; reliability; Monte-Carlo
 
Summary, etc. <p>The scaling of planar Metal Oxide Semiconductor Field Effect Transistor (MOSFET) technology has reached to its extremity. Double Gate (DG) device was introduced to derive the benefits of scaling gate lengths. Fin-shaped Field Effect Transistors (FinFETs) proved to be the best architecture to realize a double gate structure. In this paper, a static leakage control technique is proposed and a ring-oscillator of five inverters based on shorted gate (SG) FinFETs is simulated using the technique. The basic logic gates like Inverter, 2-input NAND gate, and 2-input NOR gate are simulated using the proposed technique. Leakage power and Power Delay Product (PDP) optimization of 93.46% and 97.78% has been found in 2-input SG FinFET-based proposed NAND gate compared to that of 2-input SG FinFET-based conventional NAND gate.Also, SG FinFET-based proposed 2-input NOR gate shows 98.03% and 98% optimization of leakage power and PDP,respectively compared to the SG FinFET-based conventional 2-input NOR gate. The proposed SG FinFET-based ring-oscillator shows a leakage power and PDP optimization of 62.12% and 35.56%, respectively in comparison to theconventional SG FinFET-based ring-oscillator. The reliability of the proposed circuit is calculated, which came out to be thehighest at 0.7V supply and 16nm process node for a 10% deviation in operating parameters. Also, the process parametervariation of leakage power, delay, and PDP of the proposed circuit came out to be proper and stable thus maintaining thefunctionality of the proposed circuit.</p>
 
Publication, Distribution, Etc. Indian Journal of Pure & Applied Physics (IJPAP)
2023-01-12 11:57:29
 
Electronic Location and Access application/pdf
http://op.niscair.res.in/index.php/IJPAP/article/view/65935
 
Data Source Entry Indian Journal of Pure & Applied Physics (IJPAP); ##issue.vol## 61, ##issue.no## 01 (2023): Indian Journal of Pure & Applied Physics
 
Language Note en
 
Nonspecific Relationship Entry http://op.niscair.res.in/index.php/IJPAP/article/download/65935/465617376
http://op.niscair.res.in/index.php/IJPAP/article/download/65935/465617377
http://op.niscair.res.in/index.php/IJPAP/article/download/65935/465617378
http://op.niscair.res.in/index.php/IJPAP/article/download/65935/465617379
http://op.niscair.res.in/index.php/IJPAP/article/download/65935/465617394
 
Terms Governing Use and Reproduction Note Except where otherwise noted, the Articles on this site are licensed under Creative Commons License: CC Attribution-Noncommercial-No Derivative Works 2.5 India © 2015. The Council of Scientific &amp; Industrial Research, New Delhi.